Abstract. This paper reports a voltage reference circuit in standard CMOS process. It exhibits excellent supply independency for a wide input voltage range, which is of great importance in telemetry-powered systems. This circuit is based on the well-known V GS -reference supply-independent current reference circuit, but it is designed to serve as a voltage reference. While the reference current generated by this circuit varies with the supply voltage, a selfcompensating mechanism can be found in voltage-mode operation of the circuit that results in a supply-independent reference voltage. This supply independency is well observed in the static operation of the circuit over an extremely wide input range, as well as in its dynamic behavior for high frequency ripples on the input voltage. Based on the proposed idea, a multi-output voltage reference and a CMOS DC level shifter are also designed. The proposed voltage reference circuits have been fabricated using MOSIS 1.6 μm standard CMOS process. The basic voltage reference provides 957 μV/V static supply dependency, rejects input ripples of up to 8 MHz by 60 ± 3 dB, and consumes only 15.8-36.9 μA when the input voltage varies in the range 2.6-12 V.
Introduction
Telemetry powering is of interest in some advanced branches of technology like biomedical implantable micro-systems used for nerve stimulation, neuromuscular stimulation, and neural recording. Long-term and even lifelong operation without any replaceable energy source (e.g. batteries), ease of movement without being restricted by power wires, and avoiding the risk of infection and patient discomfort caused by percutaneous wires, necessitate the biomedical implantable microsystems to wirelessly communicate and be energized [1] [2] [3] [4] [5] . To realize this idea, the energy required for the operation of such systems is transferred from an external source to the implanted system by using an external transmitter and an internal receiver. The received waves are rectified and then regulated in order to provide the supply voltage for the implanted system. In such systems, because of transmitter or receiver movements, the distance or alignment between the transmitter and the receiver antennas varies, thus resulting in disturbances or variations in the induced voltage on the receiving antenna. To have a stable supply voltage in the presence of such input variations, the voltage regulator should be able to operate over a wide range of input voltages, and at the same time the output voltage should be highly input independent.
To serve as the voltage reference in the required voltage regulator, regular and Zener diodes have been employed in [2] and [3] [4] [5] , respectively. But because of the non-negligible diode series resistance, the reference voltage would not be satisfactorily constant when the input voltage drastically changes.
Disregarding its temperature dependence, the V GSreferenced supply-independent current reference circuit shown in Fig. 1 is a good reference circuit, although it shows much more supply dependency than its bipolar counterpart [6] . It is shown in the next section that there can be found a self-compensating mechanism in voltage-mode operation of the same circuit that can result in a stable reference voltage over an extremely wide range of input changes, provided that it is properly designed [7] . Based on this mechanism, a multi-output voltage reference [8] and also a DC level shifter will be proposed in the next sections.
Circuit Concept and Design
Assuming that I R is constant in the V GS -referenced circuit of Fig. 1 , then V GS1 and V GS2 are also constant. So, V GS1 + V GS2 that appears at node A can be considered as a constant reference voltage:
(1) Fig. 1 . V GS -referenced supply-independent reference circuit.
But it is known that I 1 , and to some extent I R , vary with supply voltage and hence the above reference voltage tends to follow supply changes. When the supply voltage (V D D ) is increased, V S D3 and consequently I 1 will increase. This causes V GS1 to increase with V 1/2 D D , which sets the current through R (I R ). However it seems that this will cause V GS2 to increase with V 1/4 D D , but there is another factor that contributes to determining V GS2 . Remembering that:
V DS2 can play a second-order role. It can be seen in the circuit that V DS2 increases with V D D . So, by properly setting the design parameters, it is shown that there can be found a situation that V GS2 is so decreasing that compensates the increase of V GS1 , when V D D is increased, resulting in a supply-independent reference voltage.
Mathematically speaking, in order to achieve a supply-independent reference voltage, one should have:
or:
As is derived in the Appendix, solving device and circuit equations for the above relationship leads to the following optimization equation:
which relates the proper W/L ratios for M1 and M2 and resistance R, where
It is obvious that the basic design is done for obtaining the reference voltage, by:
Note that Eq. (6) is written neglecting body effect for M2. The only impact of the body effect would be on the value of the reference voltage, not its supply independency. In order to keep the simplicity of design Eqs. (5) and (6), the designer can solve them in order to have a rough estimate for channel sizes of M1 and M2, which play the most important role in optimizing the circuit. Then, the channel sizes can be trimmed by simulation in order to optimize the circuit considering the body effect and other second-order factors.
As a case study, the circuit of Fig. 1 is optimized for a 1.6 V reference voltage using MOSIS 1.6 μm standard CMOS process. However there are processes with smaller feature sizes available, the reason for choosing such a large feature size (the largest available through MOSIS) is as follows: In telemetry powering applications the received voltage at the input of the front-end is supposed to be high enough to result in a stable supply voltage, after considering all the voltage overheads for the rectifier, the voltage reference, and also the other blocks in the voltage regulator. So, the process with the largest possible feature size has been chosen in order to achieve the highest tolerable voltages for the transistors.
In this case, design parameters are determined to be as follow: Increasing V D D from its minimum acceptable value of about 2.4 up to 20 V leads to a maximum deviation of 9 mV (511 μV/V) from the 1.625-V reference voltage. Over this wide supply voltage range, the current consumption of the circuit varies between 15 and 43 μA. rejects ripples by about −59 dB with 3 dB frequency of 1.5 MHz.
Dynamic Behavior
It is obvious that like many other supply dependent reference circuits, the circuit of Fig. 1 has two stable states and requires a startup circuit to guarantee its operation in the desired operating point.
DC Level Shifter
Theoretically, a voltage reference circuit generates a constant voltage difference between the output node and the ground. In another area of analog circuits there are DC level shifters whose functional behavior can be defined as providing a constant voltage difference between the output and the input nodes. Designing the complementary version of the circuit of Fig. 1 would result in an excellent CMOS DC level shifter, as is shown in Fig. 3 . Shown in Fig. 4 is the DC level shift as a function of the input voltage, which demonstrates excellent input independency over a very wide range of the input. The optimized behavior of the circuit in MOSIS 1.6 μm standard CMOS process is achieved by the following design parameters:
In this case, the DC level shift is 3.081 V ± 8 mV when the input voltage varies from about 3.5 to 20 V. This means that the DC level shift depends on the input voltage just by less than 0.5 mV/V, and the circuit is well operating by an overhead voltage of as low as 0.42 V (in this case). 
Multi-Output Voltage Reference Circuit
As was described in Section 2, assuming that I R is constant in the V GS -referenced circuit of 
Now, if we stack more transistors, the reference voltage will be the summation of more V GS terms, and obviously at a higher voltage level. Another benefit is to achieve more reference voltages with lower values at the lower nodes. Figure 5 shows the proposed voltage reference circuit that realizes this idea. Like in the circuit of Fig. 1 
implies that there is no way for its V GS but decreasing.
As a case study, optimizing the circuit of Fig. 5 for a 4 V main reference voltage in MOSIS 1.6 μm standard CMOS process will result in the following design parameters: In this case as V D D increases, I D , V DS , and V GS for M4 will be as shown in Fig. 6 .
As the result, Fig. 7 (a) demonstrates how V GS4 has been capable of overcoming the accumulated increasing behavior of the three other gate-source voltages (i.e. V GS1 +V GS2 +V GS3 ). As the legends state, the traces are for V REF DC transfer curves for the four reference voltages, generated by the proposed circuit, are given in Fig. 7(b) .
Simulations show that over the 15-V input range, current consumption of the circuit varies between 15 and 17 uA. It is obvious that like many other supply dependent reference circuits, the proposed circuits have two stable states and require startup circuits to guarantee their operation in the desired operating point. Fig. 8 is the photograph of the proposed circuit along with its startup circuit fabricated using MOSIS 1.6 um standard CMOS process. Figure 9 shows the simulated and measured DC transfer curves of the optimized voltage reference circuit. As can be seen, because of a slight difference between transistor threshold voltages in simulation and in practice the output voltage level has been shifted up, but it is still extremely flat over a wide range of input from 2.6 V up to as high as 12 V. This robustness (in the flatness of the inputoutput characteristic) against threshold voltage varia- tions was predictable since transistor threshold voltages do not directly appear in the output flatness condition (Eq. (5)).
Dynamic Behavior

Experimental Results
Simple Voltage Reference
Shown in
Although simulations show that the flatness of the DC transfer curve continues up to input voltages as high as 20 V (Fig. 2) , but in practice the measurements were stopped by breakdown damages at about 10-12 V and the circuit couldn't be tested for higher voltages. However the transistors are not strong enough to tolerate very large voltages, but it should be emphasized that the optimization approach, which can be considered as the spirit of this paper, is strong enough to provide extremely robust reference voltages against very large line variations. Figure 10 illustrates both simulated and measured Bode magnitude plots for ripple rejection ratio, which is the transfer gain from the input voltage to the generated reference voltage. The capacitance of the measuring Fig. 10 . Simulated and measured ripple rejection characteristic curves. probe, when connected to the high-resistance output node, is the reason for achieving the measured ripple rejection curve better than the simulated one. Ripple rejection ratio for the fabricated circuit, which is a measure of its dynamic supply dependency, is within −60 ± 3 dB for frequencies up to 8 MHz. This is far larger and also is valid for much wider frequency range than that of the commonly reported CMOS voltage references. Shown in Fig. 11 are the simulated and measured current consumptions for the optimized voltage reference circuit and its startup circuit, as a function of the input supply voltage. Table 1 summarizes the simulated and measured specifications of the voltage reference circuit, which demonstrate great performance for a wide-range supply-independent voltage reference both in simulations and experiments. Table 2 compares this optimized voltage reference circuit with three other precise voltage reference circuits reported in the literature. It is noted that the circuit reported here provides the best performance in terms of voltage stability (regulation), power consumption, and ripple rejection of all the circuits so far reported.
Multi-Output Voltage Reference
Shown in Fig. 12 is the photo of the proposed voltage reference circuit along with its startup circuit that has been fabricated using MOSIS 1.6 um standard CMOS process. Figure 13 shows the DC transfer curves of the optimized reference circuit obtained from simulations and experiments for the main reference output. Again, the input-output characteristic curve is still extremely flat over a wide range of input from about 6 to 12 V. However simulations show that the flatness of the DC transfer curve continues up to input voltages as high as 20 V (Fig. 7) and even higher, we couldn't apply input voltages above 12 V (in some cases 14 V) since the transistors were burned out. Measurements show that the ripple rejection ratio of the circuit has fallen from −52.8 dB in simulations to −48 dB. Table 3 summarizes the specification of the voltage reference circuit obtained from both simulations and measurements. Table 4 compares the optimized voltage reference circuit with three other precise voltage reference circuits.
Conclusion
A voltage reference circuit has been designed in standard CMOS process that exhibits excellent supply independency. This supply independency is well observed in the static operation of the circuit over an extremely wide input range, and also in its dynamic behavior for high frequency ripples on the input voltage. The circuit, fabricated using MOSIS 1.6 μm standard CMOS process, shows 957 uV/V static supply dependency, 60 dB ripple rejection, and consumes 15.8 to 36.9 uA when the input voltage varies from 2.6 to 12 V. This 12-V maximum input is just the breakdown limitation that didn't let the measurements go farther, but based on the close agreements observed between simulation and experimental results, the circuit is expected to continue its highly supply independent operation for up to 20-V input.
Based on the proposed idea, a multi-output voltage reference and a CMOS DC level shifter are also designed.
Appendix
From the circuit we have: 
